

# **VDIC NOR FLASH MEMORY**

## **VDRF2G08XS60XX4V90 USER MANUAL**

**Version :A0**

**Document NO.: ORBITA/SIP- VDRF2G08XS60XX4V90-USM-01**

**Zhuhai Orbita Aerospace Science & Technology Co., Ltd.**

**Add: Orbita Tech Park, NO.1 Baisha Road, Tangjia Dong ` an,**

**Zhuhai, Guangdong, China 519080**

**Tel: +86-756-3391979 Fax: +86-756-3391980**

## Contents

1.	DESCRIPTION .....	1
2.	FEATURES .....	1
3.	BLOCK DIAGRAM .....	3
4.	PIN DESCRIPTIONS .....	3
5.	ELECTRICAL SPECIFICATIONS.....	4
5.1.	Absolute Maximum Ratings .....	4
5.2.	Recommended DC Operating Conditions.....	4
5.3.	DC Characteristics .....	5
6.	TYPICAL APPLICATION .....	5
7.	ORDERING INFORMATION .....	6
8.	PACKAGE DIMENSIONS .....	7
9.	REVISION HISTORY .....	8

# VDIC-NOR FLASH MEMORY

## HIGH-SPEED 3.3V 256M × 8bit

### 1. DESCRIPTION

The VDRF2G08XS60XX4V90 is a 3.3V single power 2Gbit flash memory organized as 268.435.456 bytes.

It is organized in 4 banks with separate chip enable (#CE) controls. It requires only a single 3.3 Volt power supply for both read and write functions. In addition to V<sub>CC</sub> input, a high-voltage accelerated program(#WP/A<sub>CC</sub>) input provides shorter programming times through increased current.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The Enhanced control allows the host system to set the voltage levels that the device generates and tolerates on all input levels (address, chip control, and DQ input levels) to the same voltage level that is asserted on the V<sub>IO</sub> pin . This allows the device to operate in a 1.8V or 3.3V system environment as required.

Hardware data protection measures include a low V<sub>CC</sub> detector that automatically inhibits write operations during power transition. Persistent Sector protection provides in-system, command-enable protection of any combination of sectors using a single power supply at V<sub>CC</sub>. Password sector Protection prevents unauthorized write and erase operations in any combination of sectors through a user-defined 64-bit password.

The VDRF2G08XS60XX4V90 module is packaged in a 60 pin sop package and is available in commercial, industrial and military temperature range.

### 2. FEATURES

- ◆ Single power supply operation
  - 3.3V read, erase, and program operations. All input levels (address, control, and DQ input levels) and output are determined by voltage on V<sub>IO</sub> input V<sub>IO</sub> range is 1.65 to V<sub>CC</sub>.
- ◆ 100,000 erase cycles per sector typical.
- ◆ 20-year data retention typical.
- ◆ High performance.
  - 110ns access time.
  - 16byte page read buffer.
  - 25ns page read times.
  - 32-byte write buffer reduces overall programming time for multiple-word updates.
- ◆ Low power consumption.
- ◆ 60 pin SOP.
- ◆ Advanced Sector Protection.
- ◆ #WP/ACC input accelerates programming time.
- ◆ Hardware reset input
- ◆ Ready/#Busy output detects program or erase cycle completion.

### 3. BLOCK DIAGRAM




Figure 1 Block Diagram

### 4. PIN DESCRIPTIONS

Pin ID	Pin #	Pin ID
A23	1	60
A22	2	59
A15	3	58
A14	4	57
A13	5	56
A12	6	55
A11	7	54
A10	8	53
A9	9	52
A8	10	51
A19	11	50
A20	12	49
#WE	13	48
#RESET	14	47
A21	15	46
#WP/ACC	16	45
RY/#BY	17	44
A18	18	43
A17	19	42
A7	20	41
A6	21	40
A5	22	39
A4	23	38
A3	24	37
A2	25	36
A1	26	35
NC	27	34
NC	28	33
NC	29	32
NC	30	31
		#CE0
		A0
		#CE1
		VIO
		#CE2
		#CE3

Figure 2 Pin configuration

Table 1 Pin description

Pin Name	Function
A0-A24	Address inputs
A-1	A-1 (LSB address input, in byte mode)
DQ0-DQ7	Data Inputs/Outputs
#CE [3:0]	Chip Enable
#OE	Output Enable
#WE	Write Enable
#WP/ACC	Write Protect / Acceleration Pin
#RESET	Hardware Reset Pin
VIO	Versatile IO input
RY/#BY	Ready/Busy Output
VCC	Device Power Supply
VSS	Ground
NC	Not Connected Internally

## 5. ELECTRICAL SPECIFICATIONS

### 5.1. Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings

Characteristics	Symbol	Maximum ratings	Unit
Voltage on Vcc supply relative to VSS	All Inputs and DQs except as noted below	-0.5 ~ V <sub>CC</sub> +0.5	V
	V <sub>CC</sub>	-0.5 ~ +4.0	
	V <sub>IO</sub>	-0.5 ~ +4.0	
	A9 and ACC	-0.5 ~ +4.0	
Storage Temperature Range	T <sub>STG</sub>	-65 ~ +150	°C
Operating Temperature Range	T <sub>A</sub>	-55 ~ +125	°C
Power Dissipation	P <sub>D</sub>	1.0	W
Reflow Temperature(Peak)	T <sub>SOL</sub>	215	°C
Soldering Temperature Manual Reflow	T <sub>M</sub>	250	°C
Thermal Resistance Junction to Case	R <sub>TH(J-C)</sub>	20	°C/W

### 5.2. Recommended DC Operating Conditions

Table 3 Recommended DC Operating Condition

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	3.0	3.3	3.6	V
Input high voltage	V <sub>IH</sub>	0.7×V <sub>IO</sub>	—	V <sub>IO</sub> +0.3	V
Input low voltage	V <sub>IL</sub>	-0.1	—	0.3×V <sub>IO</sub>	V
V <sub>IO</sub> Supply Voltage	V <sub>IO</sub>	+1.65	—	V <sub>CC</sub>	V

### 5.3. DC Characteristics

Table 4 DC Characteristics

Parameter	Symbol	Test Conditions	Min	Max	Unit
Output voltage low level	V <sub>OL</sub>	V <sub>CC</sub> =3.0V, I <sub>OL</sub> =+100uA	—	0.40	V
Output voltage high level	V <sub>OH</sub>	V <sub>CC</sub> =3.0V, I <sub>OH</sub> =-100uA	2.3	—	V

## 6. TYPICAL APPLICATION




Figure 3 Typical application

## 7. ORDERING INFORMATION





Table 5 Ordering Information

Part Number	Capacity (bit)	Bus Width (bit)	Radiation			Packaging	Temperature ( °C )
			TID <sup>1</sup>	SEL <sup>2</sup>	SEU <sup>3</sup>		
VDRF2G08VS60EE4V90	2G	8	-	-	-	SOP60	0 ~ + 70
VDRF2G08VS60IB4V90			-	-	-		-40 ~ + 85
VDRF2G08VS60MM4V90			-	-	-		-55 ~ + 125
VDRF2G08RS60MS4V90			tbd	tbd	tbd		-55 ~ + 125

<sup>1</sup> TID: Total Dose Krads(Si))<sup>2</sup> SEL: LET Threshold (Mev.cm<sup>2</sup>/mg)<sup>3</sup> SEU: SEU Threshold (Mev.cm<sup>2</sup>/mg)

## 8. PACKAGE DIMENSIONS



备注: A1=A-A2

Figure 4 Package dimensions

Table 6 Dimensions information

	Min	Max
A	7.40	7.90
A2	6.20	6.60
D	16.3	16.7
E	20.3	20.7
El	19.4	19.8
f	1.30	
b	0.20	
e	0.50	
r	1.00	
t	0.20	
$\alpha$		$\leq 3^\circ$
$\beta$		$\leq 3^\circ$

NOTE: 1. Unit: mm  
2. A1=A - A2

## 9. REVISION HISTORY

**Table 7 Revision History**

Revision	Date	Description
A0	Nov 8, 2020	Initial Release